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Abstract
This paper describes the IBM Power8 system in comparison to the Intel Xeon processors,
widely used in today’s solutions. The performance is not evaluated only on the whole
system level but also on the level of threads, cores and a memory. Different metrics are
demonstrated on typical optimized algorithms. The benchmarked Power8 processor pro-
vides extremely fast memory providing sustainable bandwidth up to 145 GB/s between
main memory and processor, which Intel is unable to compete. Computation power is
comparable (Matrix multiplication) or worse (N-body simulation, division, more complex
algorithms) in comparison with current Intel Haswell-EP. The IBM Power8 is able to com-
pete Intel processors these days and it will be interesting to observe the future generation
of Power9 and its performance in comparison to current and future Intel processors.
Abstrakt
Práce se zabývá systémem IBM Power8 v porovnání s dnes běžně používanými řešeními
s procesory Intel Xeon. Výkonnost je vyhodnocována nejen na úrovni celého systému, ale
také na úrovni jednotlivých vláken a jader a paměti. Různé metriky jsou demonstrovány
na typických optimalizovaných algoritmech. Testovaný stroj Power8 disponuje extrémně
rychlou pamětí poskytující rychlost až 145 GB/s mezi pamětí a procesorem, které se dnešní
procesory Intel nevyrovnají. Výpočetní síla je pouze srovnatelná (Násobení matic) nebo
slabší (N-body simulace, dělení, složitější algoritmy) v porovnání s aktuálním Intel Haswell-
EP. Procesor IBM Power8 je dnes schopný konkurovat procesorům Intel a bude zajímavé
sledovat následující generaci Power9 a jeho výkonnost v porovnání s aktuálními a budoucími
procesory Intel.
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Chapter 1
Motivation
At the time of writing this document, there is no supercomputer in the list (from
November 2015) of TOP 500 1 based on IBM Power8 architecture. There are only some
based on previous generation IBM Power7, but in the latest model IBM did a good job with
improving specifications in per-thread, per-core and per-socket performance, based on the
published numbers. Although Power8 does not have ambitions to became one of the top
supercomputers, the overall performance is increasing and it will be an interesting base for
the next generation of Power9 processors. Power8 instead aims for cloud based workloads,
as well as big data and business analytics [9]. The improvements applicable in these areas
are also important back in the scientific and technical computing and supercomputers.
In this technical report, I would like to describe what is improved on this new archi-
tecture and how it performs in comparison with a recent Intel Haswell-EP architecture,
which provides similar improvements, but is better known and understood, since it is foun-
dation for many supercomputers in the above mentioned list, but also for general purpose
computers on our tables.
I will not aim for the results of mass distributed parallel algorithms on thousands cores,
but instead I will focus on the level of one processor core, one socket, instructions vectoriza-
tion, simultaneous multithreading and memory management. These parameters measured
on the low level also affect results of supercomputers in large scale.
After gaining the theoretical knowledge about the architecture, I will describe advanced
tools for development on both architectures. Later on, I will prepare a set of micro-tests
to evaluate this architecture under extreme cases for memory access, raw computational
power or combinations in comparison with an adequate Intel architecture.
Based on these results, I will implement and optimize more complex simulation algo-
rithms, such as N-body or Steady state heat distribution and compare their performance
on Power8 and Intel processors with appropriate explanations and recommend workload
for this architecture.
1Source http://www.top500.org/list/2015/11/
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Chapter 2
Architecture overview
To measure the performance of specific architecture, there are different aspects to follow.
First of them is certainly clock frequency, but with this one we have reached a limit of few
Gigahertz, which exceeding does not provide significant gain and the energy cost is getting
unbearable.
A direct response to the frequency limit is placing more processor cores on one chip.
This allows to run more or less separate programs on different cores, but it gets quite
expensive because all the logic has to be duplicated and synchronization mechanisms on
cores and memory introduced. Also, one might needs to speed up just a part of application,
which brings a significant overhead of synchronization between cores. This was solved by
the introduction of vector instructions working not on one value but on the vector of values.
Another solution for processor is to execute more instructions from different threads at same
time on the single core, so called Simultaneous multi-threading (SMT).
All these features are available in nowadays processors and can make a huge difference
both for everyday use or special applications. Some of them are implicit so they don’t need
any modifications on the source code or instructions level, but some of them need a special
care and awareness at compile time or even during the time of writing the code itself.
The most straightforward value we can get is GFLOP/s, which is the number of floating
point operations per second. We need to differentiate between single and double precision
floating point operations especially when using vector units (VSX, AVX). The other im-
portant value is memory performance. There are various variables from the sustainable
throughput between chip and memory and we can measure the throughput from differ-
ent cache levels. Also we can evaluate different metrics of core architecture and pipeline
efficiency, such as branch prediction, stalled cycles and so on.
There are many papers evaluating Intel Xeon architecture but only few touching the
performance of IBM Power processors, which is what I want to change with this thesis
describing mainly Power8 and comparing to recent Intel chips.
2.1 IBM Power8 architecture
This architecture was announced during the year 2013 and first systems were available
in the middle of 2014. The design of the processor is available under OpenPOWER license.
As a result, there are and will be available systems based on this processor from different
vendors, for example Google made its own Power8 boards for their use1, and Tyan is selling
1Source: http://www.enterprisetech.com/2014/04/28/inside-google-tyan-power8-server-boards/
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openPOWER boards.
Technology
A POWER8 processor chip is based on 22nm Silicon on insulator (SOI) technology.
A single processor can have 4, 6, 8, 10 or 12 cores, each of them able to execute up to
8 independent threads, which gives us theoretical 96 threads on single chip.
To allow all of these threads perform, there needs to be a large and fast memory avail-
able. The chip is equipped with four levels of cache, where the L1 and L2 caches are private
for each core, L3 is shared among cores on processor chip and L4 is based on memory chips
called Centaur (will be described later).
When a single-socket system is not enough, the processor-chips are ready to join up to
16-processors system using a fast Off-Chip Interconnect retaining memory coherency and
shared caches over up to physical 192 cores.
Figure 2.1: IBM Power8 processor (12 cores) die and Centaur chips with cache and inter-
connect labels3
Core microarchitecture
The most of the core area is occupied by Instruction Fetch Unit (IFU), Instruction
Sequencing Unit (ISU) and Load-Store Unit (LSU). The smaller part consist of Fixed-Point
Unit (FXU), Vector-Scalar Unit (VSU) and Decimal Floating Point Unit (DFU).
In every cycle, the core can fetch, decode and dispatch up to 8 instructions, issue and
execute up to 10 instructions and commit up to eight instructions. There are 16 exe-
cution pipelines within the core including 2 fixed-point pipelines, 2 load-store pipelines,
2 load pipelines, 4 double precision floating-point pipelines (can act as 8 single precision
floating-point pipelines), 2 fully symmetric vector pipelines, supporting both VMX (Vec-
tor eXtenstion) and VSX (Vector-Scalar eXtension) instructions, 1 cryptographic pipeline,
3Source: http://www.extremetech.com/computing/181102-ibm-power8-openpower-x86-server
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1 branch execution pipeline, 1 condition register logical pipeline and 1 decimal floating-
point pipeline. If required, the two load-store pipelines can execute also simple fixed-point
operations. Floating-point units are able to execute fused multiply-add operations in one
cycle [9].
Simultaneous multi-threading (SMT)
Every core in the processor unit is able to execute instructions from up to 8 independent
threads. The SMT mode can be dynamically adjusted among various ST (Single Thread)
and SMT modes 2, 4 or 8, depending on the number of active threads. SMT mode switch
is a cheap operation. The threads can run in each position of the 8 hardware threads and
do not have to be moved to the lower positions for limited SMT modes as it was required
in POWER7 architecture [9].
Processor core and instruction pipeline
Instruction cache can be addressed on any 16-byte boundary within the 128 byte cache
line. Fast instruction address translation is supported by fully associative 64-entry Instruc-
tion Effective to Real Address translation Table (IERAT) shared among all the threads
and directly supporting 4 KB, 64 KB and 16 MB page sizes (64 KB used by Linux kernel
on Fedora). The instruction cache is filled either when load results as I-cache miss, or
when instruction prefetch request is handled. The sequential prefetch is automatically ini-
tiated after demand load and only in ST, SMT2 and SMT4 modes. There is no instruction
prefetching SMT8 mode to save memory bandwidth. IFU includes a Relative Priority Reg-
ister (RPR) allowing the software to optimize the weightings of each thread priorities for
optimal performance. If priority thread does not have space for new instructions, another
thread can be chosen. The RPR value determines the relative number of cycles that will
be allocated to each thread.
Fetched instructions are stored in Instruction Buffers (IBUF) for group formation. The
buffer can hold up to 32 entries, each four instructions wide. Each thread can have from
four entries in SMT8 mode to 16 entries in SMT2 and ST modes. Each formed group can
consist of up to six non-branch instructions and 2 branch instructions in ST mode or two
half-length groups from different threads in SMT modes.
Later on, instructions are decoded and then a step called Instruction Fusion comes.
Power8 can join two adjacent instructions into one internal operation, which is useful for
assembly compatibility with older Power Instruction Set Architecture (ISA), but it can also
merge two dependent instructions into one or two independent ones, which speeds up the
execution and avoids conflicts. This method also handles conditional branches skipping
over a single instruction, which is converted into predicated operation to eliminate branch
processing and miss-predictions.
Some of the mechanisms available in IFU can be tuned for a specific workload. There is
Workload Optimization Register for Thread control (WORT), which can modify the use of
global predictors, I-cache prefetch, instruction speculation, bc+8 conversion to predication
or Store-Hit-Load (SHL) avoidance.
The Global Completion Table (GCT) tracks all dispatched instructions until completion.
It has 28 entries that are dynamically shared among all active threads. In ST mode, every
instruction group inhabits one GCT entry, in SMT modes, each entry can hold two groups
(only 4 instructions) from the same thread. This sums up to 224 in-flight dispatched
instructions for a single processor core. Each instruction in the group has its flag in the GCT
7
indicating status. If all the instructions in the group are finished, the group can complete,
commit the results of all the instructions and release all held resources. During each cycle,
one group per thread can complete, in SMT mode maximally two groups of 4 instructions
from different threads. Register renaming is performed before the instructions are placed
in respective queues. Most of the registers are available for renaming.
Cache and Memory subsystems
The first level cache (L1) is separate for instructions (32 KB) and for data (64 KB) as
it is common these days. The data cache is store-through, which means that the data is
written both into the L1 cache and into the higher cache level at the same time. L2 cache is
based on SRAM (static random access memory) technology and can accommodate 512 KB
of data per core. The type is store-in, which needs to write the modified or cast-out data
periodically to the L3 or memory. The capacity of L3 cache is 8 MB per core on chip,
is build upon eDRAM (embedded Dynamic Random-Access Memory) technology and is
shared between (up to 12) cores on the processor (6 core chip will have 48 MB, 10 core has
80 MB). The L3 cache is also a destination for automatic data prefetch [10].
The last level cache, L4 cache, is located on the memory controllers called Centaur. This
allows to use custom made high speed channels with clock speed 9.6 GHz for communication
between processors and memory controllers, does not depend on the specific technology and
memory chips can be changed for another if new technology emerges. Every channel has
2 B width for reading from memory and 1 B for writing back. Up to 8 memory controllers
can be connected to the processor, each provides 16 MB of 16-way set-associative cache in
eDRAM, the directory is stored in SRAM. Summing up to 128 MB of L4 cache per socket.
Centaur memory chips are based on the same technology as the main processor chip,
so again 22 nm SOI. Every memory chip has 4 DRAM ports, supporting DDR3 and DDR4
standards, which allows to use up to 1TB memory per-processor. In promoting documents
one can find that the system is able to sustain up to 230 GB/s bandwidth between processor
chip and memory. This is a theoretical throughput of 8 memory lines, each 3 B wide with
9.6 GHz clock speed.
I/O subsystem In Power8, IBM decided to switch from proprietary I/O subsystem on
GX bus to PCIe gen. 3 standard. The processor integrates 3 PCIe Host bridges (PHB),
which provide 32 PCI Express lanes in total. IBM considers PCI as mature enough and this
step to standardization and moving PHB to chip brings latency improvements for DMA
(Direct Memory Access). Also the I/O Memory Management Unit (IOMMU) was moved
from GX hub to the chip and was completely rearranged to better support multi-level
translation tables in order to better support Linux memory management schemes.
SMP The processor is ready for joining into Symmetric Multiprocessor (SMP) systems
and designed to wire together 16 sockets using a off-chip interconnect, as can be seen in the
Figure 2.2. In this wiring, each processor can communicate with each other using at most
2 hops. The processors are organized into a grid and connected over rows and columns.
Four processors in a row are connected as a group and are connected by point-to-point
intragroup links reaching 38.4 GB/s, and columns are connected using inter-group links
which can reach 12.8 GB/s in ideal case.
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Coherence protocol The coherence over the whole SMP is achieved using the same 13-
state Coherence protocol as in IBM Power6 processor [6]. The coherence is always applied
only in one of these scopes: chip, group or system. Which scope is chosen depends on the
knowledge of data usage among the nodes. This prevents from saturating the interconnect
only with coherency messages that are relevant only for some nodes.
The data travelling between processors needs to be routed between the nodes. Most
of the time, the shortest route between source and destination is used (2 hops in fully
connected SMP topology 4× 4) but in case of congestion, data can use alternative routes.
Figure 2.2: Full POWER8 SMP topology connecting four groups of 4 POWER8 chips
using all-to-all lanes in drawer. Every processor in the group is also connected using slower
interconnect to respective chips in all other groups, providing two-hop routing between each
pair of processors (adopted from [10]).
Performance monitoring
To achieve the best results, we can monitor not only the core performance but also
the whole nest, which has also considerable impact on the performance of the whole SMP
system. On the side of core performance, it is important to follow Pipeline efficiency, but
also behavior metrics, such as execution rates, thread prioritization or resources sharing.
When reaching for the Nest performance, we need to be aware of L3 cache, which is
distributed around the processors cores. This is closely related to interconnect Fabric and
memory channels. Monitoring bandwidth on all these lines between processors and between
memory chips can help with understanding system bottleneck.
It is possible to measure the number of stall cycles caused by busy Load/Store unit or
other execution unit. There is a way to measure latencies on cache levels and finally control
the prefetch support which can also have negative impact on specific application because
of cache pollution or extra bandwidth consumption.
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Power8 processors provide hardware counters to evaluate core behavior, memory usage
or prefetch effectiveness in specific use cases. The counters can be accessed the same way
as on Intel processor, using Performance Application Programming Interface (PAPI) since
version 5.4.0 (requires libpfm 4.6). The list of standard PAPI_ event available on Power8
architecture is presented in the Table 2.1.
Table 2.1: List of available PAPI events on Power8 architecture
Name Avail Derived Description
PAPI_L1_DCM Yes Yes Level 1 data cache misses
PAPI_L1_ICM Yes No Level 1 instruction cache misses
PAPI_L2_DCM Yes No Level 2 data cache misses
PAPI_L3_ICM Yes No Level 3 instruction cache misses
PAPI_L1_LDM Yes No Level 1 load misses
PAPI_L1_STM Yes No Level 1 store misses
PAPI_STL_ICY Yes Yes Cycles with no instruction issue
PAPI_HW_INT Yes No Hardware interrupts
PAPI_TOT_IIS Yes No Instructions issued
PAPI_TOT_INS Yes No Instructions completed
PAPI_FP_INS Yes No Floating point instructions
PAPI_SR_INS Yes No Store instructions
PAPI_TOT_CYC Yes No Total cycles
PAPI_L1_DCA No Yes Level 1 data cache accesses
PAPI_L1_DCR No Yes Level 1 data cache reads
PAPI_L3_DCR Yes No Level 3 data cache reads
PAPI_L1_DCW Yes Yes Level 1 data cache writes
PAPI_FP_OPS Yes No Floating point operations
One can use valgrind and its program tracing capabilities (itrace) or cycle accurate
simulator for more fine-grained evaluation of program performance.
There are also thousands of native counters with prefix PM_ that deserve also some
explanation because some names and descriptions might not be so straightforward.
Native counters provide wide range of information reporting details and reasons for
stalled cycles, cache performance, vector unit usage or branch prediction effectivity. The
values can be adjusted by configuring data prefetch in DSCR register. On low-level, there
is a possibility to monitor specific code blocks or instructions in the application code using
Marked Events using PM_MRK_* events.4
Memory and cache traffic Tricky events are memory and data transfer events. There
are basically two event groups, PM_DATA_* and PM_DATA_ALL_*. The documentation in
PAPI describes them by the same text but the second results in higher values during tests.
According to the IBM Knowledge base5, the second group of events contains also data
transferred as a result of prefetch. The first counter measures only data transferred as
demand load (cache miss). The recomputation from hardware events to the real amount of
transferred data from various cache levels is visible in the Table 2.2.
4Source: http://openpowerfoundation.org/wp-content/uploads/2015/03/Sadasivam-Satish_
OPFS2015_IBM_031615_final.pdf
5 Source: http://www-01.ibm.com/support/knowledgecenter/SSFK5S_2.2.0/com.ibm.cluster.
pedev.v2r2.pedev100.doc/bl7ug_power8metrics.htm
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Table 2.2: List of derived hardware counters
Name Description Formula
L1 → Reg Data read from L1∗ 4× (LD_CMPL− LSU_LDX) + 16× LSU_LDX
L2 → L1 Data from L2 to L1 128×DATA_ALL_FROM_L2
L3 → L1 Data from L3 to L1 128×DATA_ALL_FROM_L3
L4 → L1 Data from L4 to L1 128× (∑DATA_ALL_FROM_{LRD}L4)
Mem → L1 Data from Mem to L1 128× (∑DATA_ALL_FROM_{LRD}MEM)
Mem → L3 Prefetch data to L3 128× L3_PREF_ALL)
* Unlike the proposed formula in paper [1], which uses 8 × (LD_CMPL + LSU_LDX). It
gives wrong results for non-vectorized algorithms.
Performance counters PAPI is providing derived counter PAPI_FP_OPS, which is not
recalculated to the real amount of floating point operations, but it is still the amount of
floating point instructions executed. To get the real amount of floating point operations,
we need to read counters for vector-scalar unit. There are separate counters for both VSU
units on the core and counters are also divided to the amount of floating point operations
executed. We can evaluate FLOPS using equation
∑
n n∗PM_VSU{0, 1}_nFLOP as used
in [1] (providing only vector FLOPS) or more complex form:
GFLOPS =
PM_FLOP−∑n PM_VSU{0, 1}_nFLOP+
PM_VSU{0, 1}_1FLOP+ 2 · PM_VSU{0, 1}_2FLOP+
4 · PM_VSU{0, 1}_4FLOP+ 8 · PM_VSU{0, 1}_8FLOP
WALL_TIME · 1024 · 1024 · 1024
Vectorization possibilities
Vendors provide different way how to vectorize code and to achieve better performance.
The basic SIMD concept is always the same, but it differs in details.
Vector Scalar eXtension (VSX) is the Power8 alternative to the corresponding AVX
and SSE extension in Intel architecture. Power8 has 64 vector-scalar registers (VSR). Each
one is 128 bits wide so they can hold 2 double variables or 4 float variables (and also
adequate amount of smaller integer types). On these registers, the processor can execute
basic arithmetic, but also common fused multiply-add or square root operations.
The compilers are able to auto-vectorize known patterns or these instructions can be
enforced using special data type vector and vec_* AltiVec functions.6
In C++, it is not possible to use STL type vector<> in combination with AltiVec. It
uses the same vector keyword for definition of its own type accepted by vector functions.
Also, there is support for special RGB pixel data type. The original specification provided
32 vector registers, VMX extension by IBM increased the number to 64 and extended the
support for other another SIMD instructions, but also interesting permute operation. It
assembles a new vector from two other vectors and each resulting byte can be taken from
any byte of either of two vectors.7 This is very useful for both unaligned loads and changing
byte order from little-endian to big or the other way round.
6Source: http://ibm.co/1AvtRlh
7Source: https://en.wikipedia.org/wiki/AltiVec
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Available Power8 machine
A Power8 servers are provided by IBM, maintained by Red Hat with installed Fedora
22 operating system and available at the faculty of Brno University of Technology (BUT).
The first one is IBM R© Power R© System S812L (8247-21L) (shown in the Figure 2.3),
which is the small server with one socket. The processor has 10 cores with frequency of
3.42 GHz [2]. From the maximum 512 GB for this model, 128 GB is occupied and divided
into four 32 GB modules in four separate Centaur chips. This system is running in big
endian mode.
Figure 2.3: Front view of the IBM Power S812L server (adopted from [2]).
The other machine is IBM R© Power R© S822L (8247-22L), which is a bigger model with
two sockets. Each processor has 10 cores with same frequency of 3.42 GHz and it is also
provided with 128 GB of memory (out of 1 TB). The memory chips are distributed evenly
on all the NUMA nodes (every processor reports two NUMA nodes). This system is running
in little endian mode.
On this machine we will be able to observe effects of scaling the application between
sockets, the use of more cores, higher bandwidth between processor a main memory, and
finally the effect of endianness.
2.2 Intel Haswell-EP architecture
Intel architecture is well known and discussed many times before, so I will avoid long
phrases about its instruction set or floating point operation accuracy and I will skip to the
architectural improvements important for high performance computing.
Intel Haswell-EP uses the same transistor size as Power8 (22 nm) and similar transistor
architecture (FinFET). It can have up to 18 cores, each of them is able to execute two
hardware threads (disabled on my testing machine). This gives the potential of 36 threads
per socket. As shown in the Figure 2.4, the cores are interconnected using two bidirectional
rings (8 cores to the first one, the rest to the other one). Both rings are connected by two
bidirectional queues. In the default configuration, the cores are visible as one NUMA node.
In Cluster-on-Die (COD) mode, it can be presented as two NUMA nodes per chip, but the
division does not respect the physical division to the rings [5].
Cache and Memory The L1 cache is separate for data and instructions (32 KB each),
the shared L2 cache has 256 KB per core summing up to 4.5 MB per socket and finally,
the L3 cache can hold up to 45 MB for all the cores altogether (regarding the model). Intel
is using MESIF protocol to keep all the caches on the system coherent, which assigns to
every shared cache line states modified, exclusive, shared, and invalid from MESI protocol
and adds forward flag for the copy responsible for to forward the cache line upon request
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(not the closest one). This is ensured by caching agents (CAs) within each L3 cache and
home agents (HAs) in each memory controller (visible in the Figure 2.4. There are several
strategies to achieve coherency and their performance may differ with various workloads
[7].
Intel Hyper-Threading technology is similar to the technology used in Power8 pro-
cessor, unlike it was in the past. Haswell-EP architecture adds a new duplicate execution
units for Branch, Integer ALU, but also for Address Store and also adds two new ports
from Unified Reservation Station (currently 8 ports wide) [4].
Figure 2.4: Intel Haswell-EP block diagram with two bidirectional rings and two memory
controllers (adopted from [5]).
Advanced Vector Extension (AVX) is extension to x68_64 instruction set architec-
ture, first implemented in Sandy Bridge architecture. The extension evolved from previous
generations of Streaming SIMD Extensions (SSE). The major advantage of AVX2 against
VSX on Power8 is the width of vector registers (256 b), which is twice as big. This means
that a single Intel core can make twice the work made by Power8 (if we are able to provide
enough data from memory).
On the other side, there are only 16 vector registers, which might be not enough if we
need to work with more data, without storing partial results into memory or cache.
Available Haswell-EP machine
For this project I have access to two clusters carried on by IT4Innovations, national
supercomputing center, based in the Technical University of Ostrava (TUO) 8.
8Source: http://www.it4i.cz/what-is-it4innovations/?lang=en
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Salomon cluster is the 48th most powerful supercomputer in the world (November 2015).
It is equipped with Intel Xeon E5-2680 v3 with 12 cores. The basic clock frequency is
2.5 GHz (Turbo Boost can rise this frequency dynamically up to 3.3 GHz). There are two
sockets based on every compute nodes and they share 128 GB memory. This supercomputer
has disabled Hyper-threading so in my tests I will not be able to scale to more tasks then
the amount of physical cores effectively, which is a real difference against the massive multi-
threading of Power8.
This model has 3 MB of L2 cache (256 KB × 12 cores) and 30 MB of shared L3 cache.
Theoretical memory bandwidth is roughly 68 GB/s per socket.9 Salomon is using CentOS
6.6 Linux as an operating system.
Anselm Unfortunately, the Salomon system does not have working performance coun-
ters so I will be using for reference also the older machine with older architecture Sandy
Bridge-EP. Anselm nodes are based on 8 core Intel Xeon CPU E5-2665 processor with
base frequency of 2.4 GHz (turbo 3.1 GHz), L1 and L2 caches have the same size as current
Haswell architecture (L1 instruction and data 32 KB each, L2 cache 256 KB per core, 2 MB
total), L3 cache is fixed at 20 MB. The maximum theoretical bandwidth of one socket is
51.2 GB/s.10 Anselm is older and runs Bull Linux.
2.3 Architecture comparison
In the tests, I will be evaluating a whole node of Salomon, which means two sockets
with two NUMA nodes and 24 physical cores. This multiplies also the bandwidth above
one node Power8 performance.
From the Table 2.3, the difference is visible between the amount of physical cores and
the virtual threads, which would be interesting to observe in the tests.
Both machines have the same amount of memory (128 GB), but the cache sizes differ
between the machines in one or the other way. The maximum memory bandwidth is better
for Intel, since it can use all of the designed lanes, unlike the Power8 machine, which does
not have fully occupied slots.
An interesting comparison is also between AVX2 and VSX vector units. AVX2 has
twice as large registers as the Power8 and also the unit is available on each physical core.
In comparison, there are two VSX unit available on each physical core to allow more virtual
threads to perform.
The price of both machines is hard to compare, because IBM provides full rack mount
and complete server solutions with memory modules, boards and accessories (there is no
possibility to buy only processor). Intel on the other side provides only the processor chips
and the boards and accessories are manufactured, assembled and sold by third parties, such
as Tyan. The estimated price for the Power8 processor is around 5,000 $ 11.
9 Source: http://www.cpu-world.com/CPUs/Xeon/Intel-Xeon%20E5-2680%20v3.html and http://ark.
intel.com/products/81908
10 Source: http://www.cpu-world.com/CPUs/Xeon/Intel-Xeon%20E5-2665.html and http://ark.
intel.com/products/64597/
11Source: http://www.extremetech.com/extreme/191453-
12Source: http://www-03.ibm.com/systems/power/hardware/s812l-s822l/browse.html and
https://www.8anet.com/ConfigTemp.aspx?pid=14038
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Table 2.3: Comparison of all evaluated processor architectures
IBM Power 8 Intel Xeon
S812L S822L E5-2680 v3 E5-2665
(power1) (power3) (Salomon) (Anselm)
Lithography [nm] 22 (SOI) 22 (FinFET) 32 (Q0)
Die size (per socket) 649 mm2 661 mm2 416 mm2
Physical cores 10† 2 × 10† 2 × 12 2 × 8
Threads (per core) 8 1 1
Virtual threads (sum) 80† 160† 24 16
L1 data cache 64 KB 32 KB
L1 instruction cache 32 KB 32 KB
L2 cache (per core) 512 KB 256 KB (shared)
L2 cache [MB] (sum) 5 2 × 5 2 × 3 2 × 2
L3 cache [MB] (sum) 80 2 × 80 2 × 30 2 × 20
L4 cache [MB] 64* 2 × 64* - -
Memory bandwidth [GB/s] 96* 2 × 96* 2 × 68 2 × 51.2
Available memory 128 GB* 128 GB
Maximum memory 512 GB 1 TB 2 × 768 GB 2 × 384 GB
Vector unit registers [b] 128 (VSX) 256 (AVX2) 256 (AVX)
Frequency 3425 MHz 2500 MHz+ 2400 MHz+
Performance [GFLOPS] (single) 548 2 × 548 2 × 480+ 2 × 307+
Price (processor) [$] ? 1 749 1 440
Price IBM (rack mount) [$] 7,973× 14,183×
Price Tyan (rack mount) [$] 10,354× - 9,100×
†Maximum configuration of Power8 is 12 cores and 96 threads per socket.
* Power8 is not fully filled with memory chips. Maximum L4 cache is 128 MB, bandwidth
192 GB/s.
+ Intel Turbo Boost technology can scale the frequency up to 3300 MHz for Salomon and
3100 MHz for Anselm cluster.
× Prices for Power whole rack mount with motherboard, memory modules and disks are
approximate. IBM offers official price, but it might differ from the tested machines in
memory configuration. Prices of Intel machine is based on calculator with Tyan board12.
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Chapter 3
Development tools overview
Writing high-performance application usually boils down to time-proven C language or
C++ if one wants to use some more fancy constructs such as templates. But there are
several extensions to C language for vectorization, parallelization and high-performance
computing and the support differs among all the tools described below, as among the
different architectures.
3.1 GNU Compiler Collection (GCC)
When we start with building the first application, the most general purpose tool we can
put hands on is GNU compiler. This compiler is universal and available on both tested
architectures. But as a consequence it will probably not perform as good as compilers
optimized for one specific architecture. Recently, there were quite significant improvements
as full Cilk Plus (does not build for PowerPC architecture), OpenMP 4.0 support, or support
for new PowerISA 2.07 instructions1 adding support for new instructions in Power8 system
and making use of most of resources available.
The compiler is able to auto-vectorize simple constructs depending on the provided
optimization level and switches. At -O3 optimization level, it is using -ftree-vectorize
switch, AVX vectorization unit is allowed by default on Intel processors (-mavx), but VSX
unit for Power8 needs to be allowed explicitly using -mvsx.
Reports from vectorization and optimizations are printed out when the compiler is
provided with -fopt-info option (unlike the outdated official documentation suggests).
More detailed information about the reasons preventing vectorization can be obtained using
-fopt-info-vec-missed switch, but it is harder to understand than the reports from the
Intel Compiler described below.
If not specified, the used version is 5.1.1 on Power8 LE and 5.3.1 on Salomon cluster.
3.2 Advance Toolchain for PowerLinux 8.0 and 9.0
This is a set of open source development tools and runtime libraries optimized for a
usage on POWER hardware under Linux. From the version 8, toolchain provides Power8
architecture support for both little and big endian.
The version 8 consists of GCC 4.9, glibc and binutils optimized for POWER pro-
cessors and also other debugging and profiling tools and libraries, such as various multiple
1 Source: https://gcc.gnu.org/gcc-5/changes.html
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precision libraries (MPC, MPFR), gdb debugger, valgrind, Oprofile, libpfm (to access hard-
ware counters), Boost but also Python or openssl optimized to use Power crypto modules.
The toolchain is installed into separate directory tree (under /opt) and do not collide
with tools and libraries installed by operating system2. Installed version on Power8 (BE)
is 8.0-5.ppc64.
AT 9.0 is latest version natively supporting Fedora 22. It provides updated version of
GCC 5.3 and other libraries. Installed version is 9.0-2.ppc64le.
3.3 IBM XL C/C++ for AIX
IBM provides an optimized compiler which is especially tuned for latest Power8 pro-
cessors and architecture. It brings a partial support for OpenMP 4.0 (fully supported
is only OpenMP 3.1). The compiler conforms with C11 and C++11 standards, provides
Mathematical Acceleration Subsystem (MASS) library, but also other compile and runtime
performance enhancements. It is a commercial tool sold by IBM without a known price so
it will not be evaluated.3
3.4 Intel C++ Compiler
Intel provides its own compiler optimized for their architectures (IA-32 and Intel 64).
It can also create code for the same architectures from different vendors (AMD) but in that
case it does not provide as good optimization results as for Intel chips. Current version
supports automatic vectorization using MMX, SSE or AVX instructions and OpenMP 4.0
standard for parallelization and vectorization4.
Intel Compiler is available for non-commercial usage for students, educators, or open-
source contributors for free as part of Intel Parallel Studio XE. Otherwise it can be bought
from $ 700 in the lowest version. I will also cover this compiler in my comparisons because
it is available on Salomon and Anselm clusters in version 16.0.1.150.
2 Source: http://ibm.co/AdvanceToolchain
3Source: http://ibm.co/228BaNg
4Source: https://en.wikipedia.org/wiki/Intel_C%2B%2B_Compiler
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Chapter 4
Performed tests
4.1 Optimization techniques and performance monitoring
During the work on this thesis, I invested quite much time on searching for optimization
techniques that can be applied on Power8 architecture and that lead to good results in spe-
cific compilers. Some of the described techniques require a commercial compiler, others are
applicable only on the Intel architecture. Unfortunately, there is not much documentation
about optimization on other architectures, so I would like to dedicate this section to such
techniques to save time for other people trying to achieve similar results. I will describe
most of the possibilities on the Algorithm 1: Matrix and vector multiplication, from the
next section.
General compiler options
GCC provides switches to tune the generated code specially for one of the architectures.
There are switches for CPU performance (-mcpu=power8) and for memory performance
(-mtune=power8). This can prevent running the code on other architectures, but it is not
our concern now. This is also a prerequisite for using some advanced instructions from VSX
unit.
Good optimization to start today is -O3, which is using various generic optimizations,
but also turns on the auto-vectorization described further in this section.
Vectorization
Vectorization is a common technique to get the most computational power from one
processor core or thread. At low-level, there are registers for multiple variables on which we
can execute the same arithmetic operations. At the high-level there are different approaches
how to achieve similar results.
Auto-vectorization This is the most high-level approach to get the portable and fast
code. It is supported by the Intel compiler on a great level, but also GCC provides a support
if you give the compiler enough hints and the algorithm is not too complex. The auto vector-
ization is turned on automatically at optimization level 3 (-O3), or using -ftree-vectorize
explicitly for GCC compiler.
GCC compiler reports its results when provided -fopt-info option, Intel compiler has
option -opt-report=5. An example vectorization report can be seen in the Figure 4.1.
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matvec.cpp:51:5: note: Loop 1 distributed: split to 0 loops and 1 library calls.
matvec.cpp:58:9: note: loop vectorized
matvec.cpp:13:6: note: loop with 8 iterations completely unrolled
Figure 4.1: Example optimization report from GCC
The compiler is using heuristics to evaluate the impact of the vectorization and if the result
does not appear to bring any significant improvement, it is not used.
OpenMP 4.0 SIMD This method is the second preferred way of optimizing the code
for vectorization. OpenMP is an independent standard and it is implemented by both GCC
and Intel compiler, which means it is also very portable. It brings its pragmas to the code,
which are familiar for the OpenMP users and similar for parallelization over multiple cores.
In GCC, the support needs to be explicitly turned on using -fopenmp or -fopenmp-simd
switch to GCC. It works well on Power8 architecture.
In the first example algorithm, we can use pragmas with reduction as such #pragma omp
simd reduction(+:sum). Unfortunately, the code in this case is really ineffective because
of the reduction has to be made after every cycle (1 vector FP + 3 FP operations instead of
4 FP operations). It is also caused by conversions between vector types and original types,
which totally outbalanced the gain of using the vector instructions.
This method, unlike the previous one, enforces vectorization regardless the correctness
or performance gain of the resulting code, as presented in the previous example.
AltiVec On the lowest level above assembly language, there is altivec.h library for
direct access to the Power8 VSX unit using AltiVec functions. This header file defines
functions with prefix vec_ providing different operations on different sets of operands. It
also defines vector type attribute, which basically joins a few values into 128 bits long
register we can operate on.
This method is not portable to other architecture not using AltiVec and it also requires
changes in the future, when the vector unit gets extended for example. But anyhow using
this technique one can exploit the maximum performance provided by Power8 architecture.
I was able to get twice as fast as the sequential version of Algorithm 1.
Intel provides a similar way of exploiting the low level features of the target architecture.
Intel Intrinsics are available in both Intel and GCC compilers, but it will not be covered in
this report in detail.
RISC architecture
Most of the current processors are RISC (Reduced Instruction Set Computing) proces-
sors and their common nature is pipelining. This provides a higher throughput for linear
algorithm, but can really slow down for branching or for data dependencies between in-
structions, as it can be visible in our algorithm. Data dependencies and pipelining can be
increased using unrolling or reordering operations in the algorithm.
Data dependencies and loops unrolling We can minimize effect of branching and
guessing the code paths by the processor during run-time by unrolling loops to give the
processor more linear instruction that can overlap. By unrolling the outer loop 4 times,
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in the Algorithm 1 I was able to get again approximately twice as fast as the original
algorithm.
Unrolling loops is a default auto-optimization in both GCC and Intel compiler from
optimization level -O3. Compiler can be instructed to do this using -funroll-all-loops
switch to GCC. But note that the number of iterations needs to be known during the
compile time and there is no possibility to force the unrolling specific loop in the algorithm.
Function calls Function call in a loop can have some negative impact on the performance,
because it is also non-linearity in algorithm. We can try to inline functions wherever we
call it too frequently. But in Algorithm 1, it does not have any significant impact.
GCC Link Time Optimizations (LTO) GCC supports aggressive optimizations of
whole program at link time, if we provide -flto switch to the compiler during compile and
link stage [3]. The link time optimizations require more information than is available in the
standard objects files. The resulting binary will be considered as a single translation unit.
It can be crucial when building larger project with many cross-module calls.
Parallelization
The easiest way to parallelize programs nowadays is using OpenMP. This brings simple
way to write parallel sections, which is exactly our intention. I will not describe here the
basics of this technique, but only mention the methods used in further tests and benchmarks,
because it is extremely easy to write the code, but it is important to respect underlying
hardware architecture.
This part is closely related to the subsection 4.1 about Memory control. When threads
starts to read and write the same memory page, the processor will have to spend more time
synchronizing the memory between cores and threads that is not for free. Power8 machine
has great memory coherence algorithms, but it is always better to avoid this behavior and
organize memory according to the locality of the thread and with respect to the other
threads.
The problem of running more threads is that the operating system can schedule them
to non-ideal physical threads (all threads on same physical core), to migrate them during
the runtime or plan them in some other way. We can make sure our threads are pinned to
specific physical thread using numactl utility using options --physcpubind or we can leave
it on OpenMP using GOMP_CPU_AFFINITY environment variable.
Memory control
To achieve better results using more threads and on more physical cores, we need to
provide the program with good memory locality. Even though our system has only one
socket, it recognizes two NUMA nodes (according to numactl -H). We need to make sure
that each thread is allocating memory on its NUMA node, otherwise the computation power
will be limited by sharing memory back and forth.
One possibility again is to use numactl with options –interleave=all, which allocates
memory on both nodes using round robin. This can be useful in some cases, but usually
it is enough to apply first-touch policy and ensure that the memory regions are always
accessed by the same threads, not rotated around the nodes. The amount of NUMA local
and remote accesses can be verified using numastat tool.
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Performance monitoring
There are several ways to read and use hardware counters to evaluate program perfor-
mance. Each of them has its pros and cons, so they fit for different use cases.
Performance Application Programming Interface (PAPI) provides library that
can be linked with built code. This brings fine-grained control over the hardware counters
on Power8 machine, basically on instruction-level. The range of available counters is wide,
but getting some information is not as straightforward as on older Intel machines. Most of
the time we need to go down to use native counters, but it can give us a clue about the
resulting performance. Interesting available PAPI counters are described in the Table 2.1.
For example, PAPI_FP_OPS counter on Power8 does not show the real number of floating
point operations, but instead only the amount of issued FP instructions. Recalculation to
real FLOPS performance below is based on the generated assembly and on the values of
native counters PM_VSU{0,1}_{1,2,4,8}FLOP as already described in the section 2.1.
Linux perf is one of GNU/Linux kernel tools. The main advantage of using this tool is
that it does not have to be linked together with measured binary and provides also software
counters from kernel, such as number of page faults, thread migrations or context switches.
Another interesting feature is counters multiplexing, which is useful especially when we
need to observe more hardware counters than is supported by underlying hardware. Mul-
tiplexing brings some approximation to the result, but this can be mitigated by repetitive
runs (also supported directly using -r option).
The drawback of using this tool is that the native counters are not available in a named
form and have to be specified by their numbers. Also this technique does not allow to
evaluate only a part of a measured program (for example to skip initialization, as we can
do with PAPI).
OProfile is another standalone profiling tool with wide range of supported processors,
including Power architecture. Some of the event names and numbers mapping was adapted
from OProfile sources1.
Power8 in little endian mode
As mentioned before, one of the Power8 machines I am testing is running in little
endian mode. There is almost no visible impact on the matrix and vector multiplication
(Fused Multiply and Add operations) and STREAM, but there is a drastic difference in
performance of other algorithms.
The compiler is producing a bit different assembly instructions. Basically we can observe
additional xxpermdi fixing the bytes order after loading scalar values from memory and
converting them to the vector values (xscvdpspn), but also after indexed vector loads
(lxvd2x) 2. Theoretically this should lead to slowing execution two or three times, because
we add few instructions in some places. But the observed results are even 10 times worse
than expected, depending on the amount of threads in N-body, probably because of bad
pipelining or instruction dependencies.
1 http://sourceforge.net/p/oprofile/oprofile/ci/master/tree/events/ppc64/power8/events
2Described by Bill Schmidt: https://gcc.gnu.org/ml/gcc/2015-03/msg00147.html
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We can observe similar behavior in the simple Copy algorithm, which is around 100 times
slower than the same algorithm on a big endian machine, even though the amount of
executed instructions increased by 30%. There is significant amount of stalled frontend
cycles (as reported by perf), which means that during this time Global Completion Table
did not get any instruction (hardware event PM_GCT_NOSLOT_CYC3).
I am not sure if this is only issue with this machine, or general problem of little endian
mode, ABI or something else but I will not be able to use this system for most of the tests.
4.2 Micro-tests
In this section, I will present some basic algorithms to test different aspects of the core
micro-architecture, memory architecture or general performance. It consists of description
of three simple algorithms with applied optimization techniques from the previous section
and their evaluation on all available architectures.
Matrix and vector multiplication
The easiest algorithm for vectorization is matrix and vector multiplication, as shown
in Algorithm 1. The Algorithm can scale from small matrices to big ones. If vectorization
is applied, we can get a theoretical speedup based on number of parallel operations at the
same time, which is 8. Power8 has two VSX units available in every processor core, both
of them able to count 4 single precision floating point operations.
Algorithm 1 Matrix and vector multiplication: Naive algorithm
1: function mat_vec_mul(rows, cols, a, b, c)
2: for i = 0; i < rows; i++ do
3: c[i]← 0
4: for j = 0; j < cols; j++ do
5: c[i] ← c[i] + a[i][j] × b[j]
6: end for
7: end for
8: end function
9: for i = 0; i < steps; i++ do mat_vec_mul(rows, cols, a, b, c)
10: end for
First comparison starts with one million rounds of multiplication of matrix 32×31 with
vector of 31 elements. This size (4 B ×(32× 31 + 31) = 4 KB) fits completely into the L1
cache of both processors so this algorithm tests basically only the raw computation power.
Intel implementation The naive implementation on Intel without vectorization can
finish on single Intel Sandy Bridge core within 0.85 second. When we allow vectorization
and update the code and data for this algorithm, we are able to reach 0.15 seconds, which
is one sixth of the original time and is approaching the theoretical vectorization speedup
8 times really close. PAPI reports around 14.5 GFLOPS on Sandy Bridge.
The same algorithm with the same optimizations on latest Haswell architecture takes
a little bit less time, but I am not able to measure it more precisely, because PAPI is not
available on the Salomon cluster.
3Source: https://lists.ozlabs.org/pipermail/linuxppc-dev/2011-September/092838.html
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Power8 implementation The same algorithm run on Power8 machine starts with 1.5 sec-
onds when compiled with GCC provided by Fedora and 1.85 seconds with GCC from
IBM Advanced Toolchain optimized specially for Power8 architecture (-mtune=power8
-mcpu=power8 switches).
The algorithm is not straightforward and naive vectorization needs a sum reduction,
which is pretty expensive in this case. I can minimize the effect by vectorizing by hand,
summing the vector as it is and counting reduction only once on the four floats as visible
in the Algorithm 2. This algorithm uses AltiVec functions to count Fused Multiple And
Addition (FMAD) on vectors using vec_madd function which does both operations using a
single instruction. This saves quite many cycles.
Also outer loop unrolling was found as useful, since it provided significant speedup.
Joining these two methods together we reached to 0.2 seconds, achieving almost 8 times
speedup (when in ST mode, every Power8 core has two VSX units available). On the other
hand, Intel is still faster and had also better auto-optimized results.
Algorithm 2 Matrix and vector multiplication optimized for IBM Power8
1: function mat_vec_mul(rows, cols, a, b, c)
2: for i = 0; i < rows; i + = 4 do
3: vector sum[0], sum[1], sum[2], sum[3] ← {0, 0, 0, 0}
4: for j = 0; j < cols; j + = 4 do
5: sum[0] ← vec_madd(a[i+0][j], b[j], sum[0])
6: sum[1] ← vec_madd(a[i+1][j], b[j], sum[1])
7: sum[2] ← vec_madd(a[i+2][j], b[j], sum[2])
8: sum[3] ← vec_madd(a[i+3][j], b[j], sum[3])
9: end for
10: c[i+0] ← (sum[0][0] + sum[0][1]) + (sum[0][2] + sum[0][3])
11: c[i+1] ← (sum[1][0] + sum[1][1]) + (sum[1][2] + sum[1][3])
12: c[i+2] ← (sum[2][0] + sum[2][1]) + (sum[2][2] + sum[2][3])
13: c[i+3] ← (sum[3][0] + sum[3][1]) + (sum[3][2] + sum[3][3])
14: end for
15: end function
16: for i = 0; i < steps; i++ do mat_vec_mul(rows, cols, a, b, c)
17: end for
Power8 performance evaluation Evaluation of the naive algorithm on Power8 shows
performance around 560 MFLIPS (millions floating points instructions per second) and
around 4.3 billion cycles without instruction issue (almost 65% of all the 6.6 billion cycles)
which hints that there is space to improve.
The last mentioned version of the same algorithm provides around 1,975 MFPLIPS
with around 352 million FP instructions and with similar number of “cycles without issued
instruction”, which is still only 57% of all the 610 million cycles (there were cycles with
more then one instruction issued).
We can try to recalculate the amount of instructions to the GFLOPS to have some
comparison. The computation loop is run 1 million times, resulting in 352 FP operations
per run. The inner cycle consists of 4 fused Multiply-Add (FMA) operations and is run
64 times. This is 256 FMA instructions on four float numbers, giving 2,048 FP operations.
The rest of operations does the final reduction (12 FP instruction s per outer cycle running
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8 times sums to 96). This means 2144 FP operations per one run taking around 0.18 s,
which multiplies to around 11.9 GFLOPS.
Swapping rows and columns The previously given algorithm suffers from the problem
of reduction, which we can simply get rid of by swapping rows and columns, as shown in
the Algorithm 3. This needs different definition of structures, but the algorithm can be
auto-vectorized much easier and gives better performance with or without optimization.
Auto-vectorized implementation on Power8 ends in 0.3 seconds and hand-vectorized code
even in 0.1 seconds (all cycles unrolled and therefore we got rid of most of the branches and
we can overlap memory transfers with the vector units). The amount of FP instructions
drops to 256 per outer cycle and all of them are FMADD instructions, which gets us to
20 GFLOPS/s.
Intel implementation of the same algorithm is similarly fast.
Algorithm 3 Matrix and vector multiplication with swapped rows and columns
1: function mat_vec_mul(rows, cols, a, b, c)
2: for i = 0; i < rows; i++ do
3: c[i] ← 0
4: end for
5: for j = 0; j < cols; j++ do
6: for i = 0; i < rows; i++ do
7: c[i] ← c[i] + a[j][i] * b[j]
8: end for
9: end for
10: end function
11: for i = 0; i < steps; i++ do mat_vec_mul(rows, cols, a, b, c)
12: end for
Bigger problem evaluation and compiler effect
Final comparison of larger problem is gathered together in the Table 4.1. This case was
run with matrix of size 1, 024 × 1, 024 and vector of same length, 1,024 elements. This is
around 5 MB of memory, which fits in the L3 cache of both processors. The multiplication
is repeated 10,000 times. The cBLAS version on Power8 is using ATLAS library (more
described the Section 4.3) and Intel Math Kernel Library on Intel processors. The BLAS
library is still faster in comparison to hand-written code.
We can observe that the compilers (GCC) struggle to auto-vectorize the first version
of the algorithm, but do much better with the second version. Even though the work
and results are same in both cases, none of the results are better than the original hand-
optimized code on Power, so I was not attempting to implement hand-vectorized version of
the second algorithm.
Significant difference is between compilers on Intel processors as well. The Intel compiler
provides reasonable auto-vectorized results in comparison to GCC. On Haswell-EP, the
results are even better than the hand-vectorized code using Intel Intrinsics.
OpenMP vectorization results are the slowest version on all platforms (except for the
cases where the compiler did not vectorize the code). The difference is visible most on
Power8 in big endian mode.
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Table 4.1: Matrix and vector multiplication: Various effects on performance
Native Optimized† omp SIMD cBLAS
Naive implementation
Power8
LE (power3) GCC 18.39 s
+ 1.24 s 10.71 s 1.32 s
AT 18.39 s+ 1.24 s 7.81 s 1.37 s
BE (power1) GCC 18.38 s
+ 1.24 s 7.49 s 1.15 s
AT 18.15 s+ 1.24 s 7.45 s 1.08 s
Intel
Anselm GCC 11.97 s
+ 1.77 s 2.23 s 1.79 s*
ICC 2.33 s 1.82 s 2.43 s 1.81 s*
Salomon GCC 10.63 s
+ 1.58 s 1.67 s 1.42 s*
ICC 1.42 s 1.57 s 1.56 s 1.42 s*
Swapped rows and columns
Power8
LE (power3) GCC 3.76 s 2.78 s 4.07 s 1.89 sAT 1.78 s 1.82 s 1.95 s 1.76 s
BE (power1) GCC 1.90 s 1.90 s 1.94 s 1.12 sAT 1.78 s 1.80 s 1.99 s 1.11 s
Intel
Anselm GCC 2.26 s - 2.29 s 1.81 s
*
ICC 2.28 s - 2.65 s 2.08 s*
Salomon GCC 1.55 s - 1.58 s 1.29 s
*
ICC 1.38 s - 1.77 s 1.34 s*
+ The naive version is not auto-vectorized by compiler
* Application on Intel processor is using Intel R© Math Kernel Library (MKL)
which is accessible over cBLAS interface of GNU Scientific Library (GSL). In
this test, we limit the library to use only one core.
† Optimizations using AltiVec on Power8 and Intel Intrinsics on Intel architec-
ture.
Effect of the matrix size
From the previous section, I have chosen the best optimized results for each processor
and run them once more for different matrix sizes from 32 × 32 to 8, 192 × 8, 192, using
from 4 kB of memory to 256 MB respectively. The time is normalized to stay on similar
level by decreasing the amount of repetition for bigger matrices from 100, 000, 000 down to
1, 525 respectively.
We can observe a little bit better time and performance for Haswell-EP architecture on
smaller matrix sizes up to 128×128 (slightly over 64 kB is still in L2 cache of Haswell-EP).
Another step is just over L2 and results in performance drop. On the other side, Power8
is gaining speed and performance up to 1024× 1024 (around 4 MB fits still in the per-core
L3 cache on Power8, which is pretty fast).
The matrix 2, 048 × 2, 048 requires 16 MB of data, which fits in shared L3 cache on
both architectures, but Haswell-EP handles this situation better than Power8. Reaching
for larger sizes (64 MB and 256 MB) brings significant slowdown, especially on Haswell-EP
which is not able to provide enough data from the main memory. Power8 is able to minimize
this effect using hardware prefetches and massive throughput.
In the Figure 4.2 we can observe interesting comparison of hand-vectorized algorithm
with BLAS implementation provided by ATLAS or MKL. From the second graph we can
observe that both implementations are faster than the hand-vectorized versions in the range
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Figure 4.2: Matrix and vector multiplication performance for different matrix sizes for a
single thread. The first graph shows recalculated GFLOPS for different matrix sizes. The
time in the second graph is normalized to the same workload by decreasing iteration count.
from 128 to 1, 024 or 2, 048 (the middle values). Outside of this interval, performance drops
significantly under the hand-vectorized code.
Copy
For evaluation of cache and prefetch impact, I put together simplified version of STREAM
benchmark. The code does simple copy operation back and forth and it is run in cycle to
produce linear load for different array sizes.
This simple code can also be used for better understanding of counters behavior around
L1 cache. There are obvious counters describing traffic to L1 cache from distant caches,
but the reads from the L1 cache in LSU can occur in two paths. The first is 8 B wide and it
leads to FXU, the other is 16B wide and it is used for vector loads in VSU. We can simply
visualize the traffic (including hardware prefetches) memory and different caches as in the
Figure 4.3.
Transferred data between cache levels and processor
There are clearly visible sizes of L1 and L2 caches. My Power8 machine has bigger
L3 cache than the L4 cache so the impact of the L4 cache is not so obvious. Near the
end of the graph, we are hitting the size of physical memory available on the single node
(64 GB) and therefore using NUMA-remote memory chips and flushing all the available
caches. Interesting is the behavior of L2 cache, that is mainly used up to its size (512 kB),
but later it gets mostly skipped and the larger L3 is used instead.
Bandwidth between cache levels and processor
Another metric that can be visualized is a bandwidth from different cache levels and
memory. We can use the previous data obtained from simple Copy benchmark, divide the
amount of transferred data by the CPU time (measured by perf) and plot the data into
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Figure 4.3: Transferred data between the main memory, caches and processor registers
while copying arrays of various sizes in single thread. The task is repeated more times for
smaller arrays to achieve steady workload. NUMA node memory is 64 GB.
the graph, as shown in the Figure 4.4. The measure should be more precise than the one
reported by STREAM benchmark.
For small arrays that fit completely into L1 cache we can observe bandwidth around
40 GB/s from L1 to registers (on single core). This speed subsides to around 5 GB/s for
the largest arrays that fills whole node-local memory chips (64 GB). When we exceed the
L3 size, the rise of bandwidth from memory is clearly visible . But the average demand
load bandwidth from L4 and memory is still really low (maximum 120 MB/s from L4 and
60 MB/s from memory). This traffic is mostly covered by prefetches from memory to L3
cache, that has first peak when we exceed L1 cache size and later holds on similar pace as
traffic from L1 to registers (11 GB/s).
4.3 Test-suites
Previous section presented some ways how to optimize own code and some simple al-
gorithms. But there are already standard algorithms and benchmarks used for processor
or memory characteristics evaluation, which can create comparable results for different
computers.
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various sizes in single thread. The task is repeated more times for smaller arrays to achieve
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STREAM Benchmark
This suite provides a way to measure sustainable memory bandwidth. According to
instructions provided by the author of the benchmark, we need to select array size to be
at least 4 times the largest cache. On available Power8 machines, there are 4 separate
Centaur chips providing L4 cache of size up to 64 MB of a theoretical maximum 128 MB
if the machine was fully equipped and all the memory lanes were used. Authors of the
related paper [1] were working with a fully equipped two-socket machine and measured the
performance on matrices of 512 MB. We can work with half of the size on our machine.
The benchmark performs four different operations on three matrices of the size described
above. First of them is Copy from one matrix to the other, which is a memory bound
operation (1 read, 1 write). The second one is Scale operation, which multiplies every array
value with scalar value (1 read, 1 write, 1 MUL operation). Later on there is Add operation,
which adds values of two matrices and writes them into third one (2 read, 1 write, 1 ADD
operation). The last one is called Triad, which extends the previous one by multiplication
of the second matrix by scalar value (2 read, 1 write, 1 MUL, 1 ADD operation).
The previously mentioned article [1] states that they achieved around 320 GB/s of sus-
tainable bandwidth, corresponding to roughly 84.6% of the theoretical bandwidth (128 GB/s
write and 256 GB/s read). But this team was working on a machine with two sockets and
with fully occupied memory lanes to Centaur chips. Similar results were achieved by other
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people publishing their results on the Internet, such as altimesh-hybridizer.com4. They
report 271.9 GB/s, which is around 70% on a similar machine with 20 physical cores and
fully equipped memory slots.
On my first single-socket machine, equipped by only 4 memory modules in four Centaur
chips, I am able to use only four of the eight memory lanes providing 96 GB/s theoretical
maximum5.
The other Power8 machine is using four memory lanes per socket, which makes the
theoretical throughput twice as big as the previous machine, in numbers 192 GB/s.
Power8 tuning and optimizations
This algorithm is always memory-bound on Power8 machines, so extensive hand-made
optimization of algorithms does not bring any improvements, especially when the memory
access patterns are already optimized by compiler switches. The simple loops are auto-
vectorized by GCC, the generated instructions are using VSX unit and most of the loops
are unrolled. Also multiply and add instructions in Triad operation are automatically
joined into Fussed Multiply Add instructions in vector units.
The default implementation has only basic omp pragmas without any scheduling nor
data location specified. It works fine for one thread, hitting the speed 22 GB/s for Copy
and Scale operation, but around 25 GB/s for Add and Triad operations by the internal
benchmark measures. The Add and Triad operations are using more bandwidths because
the memory lanes in Power8 are not symmetric (2B read to 1B write).
When it comes to parallelization, we need to consider the data locality. This task does
not have any dependency between threads and has perfectly regular access patterns in the
matrices. We can simply cut the matrix to the chunks of rows, statically using OpenMP
scheduling assign each of them to one thread and then force memory local allocation using
numactl.
Results are improving with interleaved memory between both NUMA nodes and explicit
uniform placement of software threads to hardware threads such as OMP_NUM_THREADS=10
numactl -C 0,8,16,24,32,40,48,56,64,72 –interleave=all ./stream_c . For exam-
ple, 20 threads with similar setup can use up to 60 GB/s of memory bandwidth, which is
around 60% of theoretical bandwidth.
We can omit memory interleaving using numactl and try scheduling threads only using
GOMP_CPU_AFFINITY. This leaves memory location on runtime decision (first touch policy).
We are not gaining such smooth performance increase, especially for odd number of threads,
but we are able to achieve peek bandwidth around 70 GB/s with triad operation on single
socket, which is around 75% of theoretical bandwidth. The Copy operation performs at
63 GB/s, which is around 98% of theoretical symmetric read/write bandwidth as visible in
the Figure 4.5.
My graph shows similar trend as the measurements presented on CASCON, Canada [8].
The bandwidth is increasing fast to 10 threads, where we hit the number of physical cores.
Up to 20 threads (two threads for a physical core) we can see still increasing performance.
This is the limit of such task, because with these two threads per physical core we are able
to fill all the Load Store Units (2 load-store, 2 load pipelines). Behind this boundary we can
see only stagnation and small decrease of bandwidth in all of the functions, because there
are no more pipelines that would provide a data for the small amount of computation.
4 Source: http://altimesh-hybridizer.com/Pages/benchmarks/native/Power-8-Experiments.aspx
5Source: http://www-03.ibm.com/systems/power/hardware/s822/specs.html
29
GB
/s
0
20
40
60
80
100
120
140
#Threads
1 2 4 8 16 32 64 128
2 sockets
Copy
Scale
Add
Triad
1 socket
Copy
Scale
Add
Triad
#C
or
es
#L
SU
Figure 4.5: STREAM Benchmark results for Power8: Two socket with half of memory can
reach up to 145 GB/s and single socket to 70 GB/s in Triad operation, both for 2 threads
per physical core.
On the second machine, we can observe the line rising with much higher pace up to
4 threads (100 GB/s for Triad operation), and then the other threads are still filling gaps
up to 40 threads, where Triad operation makes use of 145 GB/s (still around 75% of
theoretical bandwidth).
Intel comparison
When running the same code on older Intel Xeon with Sandy Bridge architecture,
expected results are somewhere in the half of the achieved by the Power8 system. Peak
is around 41.7 GB/s for Add and Triad operations with 8 cores, out of the theoretical
bandwidth 51.2 GB/s. It is not needed too much threads to fill all the memory lanes and
above the 8 threads, there is visible performance degradation.
From observations we can again notice a difference between GCC compiler and Intel
compiler. GCC can achieve maximum bandwidth around 33 GB/s (without special opti-
mizations), but Intel compiler optimizes the compiled binary and results in slightly over
40 GB/s which is around 80% of theoretical bandwidth.
Haswell-EP architecture, with theoretical speed bandwidth of 68 GB/s per socket and
136 GB/s per node, is able to get around 86 GB/s, measured by the STREAM counter
using GCC compiler. When built using Intel compiler, the speed rises up to 112 GB/s,
which is around 82% of theoretical bandwidth.
In the attached Figure 4.6, we can see that the performance is improving all the way to
24 threads for GCC compiler, but the Intel compiler provides again more steep start and
the maximal utility is visible between 8 and 12 threads (8 threads are able to saturate all
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memory lanes on the node). We can observe almost the same performance for the Add and
Triad operations for each compiler. Almost the same results regardless the compiler used
are provided by the Copy operation, which is probably optimized into function call.
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Figure 4.6: STREAM Benchmark results on Intel Haswell-EP: We can observe very different
results for code compiled using GCC and Intel Compilers. Intel compiler is achieving around
150% of GCC performance for all operations except Copy.
ATLAS
ATLAS means Automatically Tuned Linear Algebra Software. It is both a research
project under development and a software package with stable releases. ATLAS is trying
to provide optimal linear algebra software for system it is tuned on. The current version
provides a complete BLAS API, and a very small subset of the LAPACK API6.
Install, configure, optimize Using ATLAS from repositories would not bring optimal
performance on this specific hardware so I proceed to build it from source. It is also not
trivial so I will put here a short log which needs to be done to get started.
The latest stable version (atlas-3.10.2) is almost two years old now and does not pro-
vide any optimizations for Power8 system, such as vectorization using VSX unit. Therefore
building this version does not bring desired results. On the other side, there were already
6Source: http://math-atlas.sourceforge.net/faq.html#what
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several development releases, namely atlas-3.11.357 providing support for Power8 pro-
cessors. The development versions are still not stable enough, so I was unable to make
them working myself from source.
Fortunately, IBM already made RPM from development version, which builds and works
fine on Power architecture up to 4 threads. It can be downloaded from the Red Hat Bugzilla
#13044028. Before rebuilding, we would need to adjust the amount of threads it will be
tuned for, if we want to use parallel versions. Default is 4, which is not enough for Power8.
First we need to extract files from srpm using rpm -ivh atlas-3.11.38.src.rpm.
Then we need to modify in ∼/rpmbuild/SPECS/atlas.spec variable threads_option.
I have chosen 20 threads on 10 core system. Also setting thread affinity might be useful to
prevent suboptimal planning and thread migrations by scheduler.
We are able to build the package using rpmbuild -ba ∼/rpmbuild/SPECS/atlas.spec,
which takes several hours to complete. If we don’t change the thread count, we can build
the package simple using rpmbuild –rebuild atlas-3.11.38.src.rpm.
I installed the ATLAS under my home directory (for example ∼/local). RPM can be
extracted using rpm2cpio ∼/rpmbuild/RPMS/ppc64/atlas-3.11.38-1.fc22.ppc64.rpm
| cpio -idv and the same step with devel subpackage. The shared objects have also
RPATH so I also had to link the old build path to the current installed directory: ln
–symbolic -T ∼/local/ atlas-3.11.38-1.fc22.ppc64 from the installation directory
∼/rpmbuild/BUILDROOT/.
Linking application to the package installed under the home directory requires provid-
ing compiler the include path (-I/home/jakuje/local/usr/include/), the library path
(-L/home/jakuje/local/usr/lib64/atlas/) and link final binary against -lsatlas for
single-thread applications or -ltatlas for parallel version.
Linux Perf
Linux Perf tool provides general framework for benchmark suites. In current version
it consist of basic tests of memory in different configurations, processes scheduling perfor-
mance and IPC mechanisms, NUMA scheduling or futex stress tests. Advantage of this
benchmark is that it is available on most of the systems (in ideal case) and the results can
be simply compared (unfortunately, perf-4.3.4 on rh-power3 is broken and Intel clusters
provide really old versions and miss many tests).
The aggregated results from all the testing machines are available in the Table 4.2. For
fair comparison, I measured also limited amount of threads on Power8, because running all
of them is rarely effective. From the comparison we can observe stable behavior of memory
transactions, which is always better than the Intel machine. Other performance metrics
show close similarity of all tested machines. Multi-threaded tests show worse performance
when all the threads are utilized, but overall better performance if there is only one thread
per physical core, when compared to the Anselm cluster. Only exception is messaging
benchmark, where Intel performs better even in this configuration.
7Source: https://sourceforge.net/p/math-atlas/mailman/message/34330714/
8https://bugzilla.redhat.com/show_bug.cgi?id=1304402
9Source: http://marc.info/?l=linux-kernel&m=145838871627903&w=2
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Table 4.2: Native Linux benchmark: perf bench
(threads)
Power8 Intel
rh-power1 rh-power3 Anselm Salomon
perf-4.2.6 perf-4.3.4 perf-2.6.32 perf-2.6.32
sched/* benchmarks
messaging [sec] 0.088 (80) 0.114 (160) 0.055 (16) 0.058 (20)0.093 (10) 0.087 (20)
pipe [sec] 6.383 6.430 6.370 4.769
pipe [ops/sec] 156,646 155,520 221,937 209,678
mem/memcpy benchmark [1 MB] [GB/sec]
without prefault 8.642146 7.076540 1.21015 1.675064
with prefault 32.552083 32.552083 - -
mem/memset benchmark [1 MB] [GB/sec]
without prefault 12.849507 10.279608 - -
with prefault 51.398026 81.380208 - -
numa/mem benchmark [GB/sec]
RAM-bw-local 15.884 -∗ 5.841 -
RAM-bw-remote 15.298 - 3.019 -
RAM-bw-local-2x 15.873 - 11.479 -
RAM-bw-local-2x 15.541 - 5.747 -
RAM-bw-cross 31.159 - 8.224 -
futex/* benchmarks
hash [ops/sec] 830,971 (80) 814,586 (160) 2,896,281 (16) -1,179,942 (10) 1 013,365 (20) -
wake [ms] 0.1374 (80) 0.3102 (160) 0.0434 (16) -0.0133 (10) 0.0294 (20) -
wake-parallel [ms] - 0.0044 (160) - -
requeue [ms] 0.0423 (80) 0.1103 (160) 0.0181 (16) -0.0056 (10) 0.0121 (20) -
lock-pi [ops/sec] - 104 (160) - -
∗ Some results were not measured, because of bug in numa benchmark9or because of
older version of tools on different systems.
4.4 Power Consumption
To measure the power consumption, I would need physical access to both systems and
special hardware. Because this is a commonly asked question, I will sum up at least the
results published by researches from CERN10. They were evaluating Intel architectures
against ARM and small Power8 server (4 cores). This system resulted in Power consumption
around 180 W when idle and over 230 W for full load.
The comparison is against little bit older Intel Xeon E3-1285L v3 with 4 cores. This is
not the segment, where is Power8 aiming, but the difference is drastic. It might not look
different today with different configuration, but we can not expect that the results will be
opposite.
10 Source: http://lvalsan.web.cern.ch/lvalsan/processor_benchmarking/presentation/
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Figure 4.7: Power consumption of IBM Power8 (4 core version with Tyan board, 3000 MHz)
machine with Intel Xeon E3-1285L v3 in idle and full load, measured by CERN TechLab
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Chapter 5
Real world applications
This chapter combines both theoretical knowledge gained in the first chapters and prac-
tical experience gained through the previous chapter in more complex algorithms and use
cases evaluating whole processor.
I will investigate iterative algorithms for N-body in 3D space and Steady state heat
distribution on 2D lattice. Also, I will use quite basic algorithms, without any complex
optimization of the runs (clustering) to keep up with the low level close to the hardware
and to observe improvements on this level.
5.1 N-body simulation
This test is a simple simulation of dynamic system under the influence of physical forces.
In the 3D system, there are several particles with defined position, weight and velocity. The
simulation process in the steps goes through discrete moments in time. In every step, it
needs to recalculate all the forces among all the particles and update their velocities and
positions.1 In my case, I don’t handle collisions for simplicity of the algorithm itself and
also don’t implement any clustering for improvements of large problems.
The complexity of a naive algorithm is O(n) = n2 for every step and the algorithm is
not so straightforward as the previous one so the optimization is more challenging. The
basic idea is visible in the Algorithm 4. The function is divided into two quite separate
parts; the first one is updating velocity and the second one updates positions based on the
updated velocity.
In our measures, I will use a system of 1,000 particles and simulate behavior over
1,000 steps. The memory size of the whole system is roughly (4 B ×7 × 1, 000 = 28KB),
which is still below the limit of L1 caches. Also, we need to execute around 20 FP operations
for every pair of particles, which makes the problem compute bound.
Power8 evaluation
Power8 implementation Native version runs for almost 23 seconds on one Power8
processor core. Vectorizing, using AltiVec functions, all the operations in all the cycles lead
to the time around 3.7 seconds, which is speedup almost 7 times (2 VSX units on physical
core).
1Source: https://en.wikipedia.org/wiki/N-body_simulation
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Algorithm 4 N-Body: Native algorithm
1: function particles_simulate(t_particles p)
2: for i = 0; i < N; i++ do
3: Fx, Fy, Fz ← 0
4: for j = 0; j < N; j++ do
5: if i != j then
6: dx ← p.pos_x[j] - p.pos_x[i]
7: dy ← p.pos_y[j] - p.pos_y[i]
8: dz ← p.pos_z[j] - p.pos_z[i]
9: R2 ← dx2 + dy2 + dz2
10: R ← sqrt(R2)
11: F ← p.weight[j] / (R2 · R)
12: Fx ← Fx + F · dx
13: Fy ← Fy + F · dy
14: Fz ← Fz + F · dz
15: end if
16: end for
17: p.vel_x[i] ← p.vel_x[i] + Fx · DT · G
18: p.vel_y[i] ← p.vel_y[i] + Fy · DT · G
19: p.vel_z[i] ← p.vel_z[i] + Fz · DT · G
20: end for
21: for i = 0; i < N; i++ do
22: p.pos_x[i] ← p.pos_x[i] + p.vel_x[i] · DT
23: p.pos_y[i] ← p.pos_y[i] + p.vel_y[i] · DT
24: p.pos_z[i] ← p.pos_z[i] + p.vel_z[i] · DT
25: end for
26: end function
27: for i = 0; i < STEPS; i++ do particles_simulate(p)
28: end for
There are 3.7 billion of FP instructions, 750 million of them FMA, 2.5 billion are on
4 FP numbers and few more on less, 500 million of FP operations are not vectorized. This
is 16.5 billion FP operations during the 3.7 seconds This gives around 4.5 GFLOPS, since
most of the operations are not FMA and there is final reduction for every particle.
Last single-core optimization that is trying to avoid recomputation of the symmetric
forces takes 3.25 seconds and 2.5 billion FP instructions. The amount of FMA stays the
same. There is reduced amount, 1.5 billion, operation on 4 FP numbers and only 12 million
FP operations is not vectorized. This is together 12 billion FP operations during 3.25 sec-
onds, which makes only 3.7 GFLOPS. Further improvements were not achieved and for
parallelization, will be used the algorithm from the previous step because this one would
need complex data dependencies.
Paralelization After optimizing the code for a single core, I would like to exploit the
strength of all the cores on the chip. I used OpenMP pragmas to split the work between
more cores. Baseline for optimization takes 3.9 s on one core and gives 3.8 GFLOPS.
Using 20 threads, properly pinned to different cores, I am able to finish his simple bench-
mark as fast as 0.29 s, which gives up to 50 GFLOPS. This is still not an amazing result
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against the theoretical performance over 500 GFLOPS. There are still a lot of stalled cy-
cles in the backend (83%), most of them because of vector instructions (hardware event
PM_CMPLU_STALL_VECTOR) giving hint that the pipeline is not handling vector division or
square root very well.
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Figure 5.1: N-body performance on Power8 with different loop unroll factor (tile size). The
cache and memory usage is not a bottleneck for this algorithm.
The Figure 5.1 shows performance of 1,000 steps for 10,000 particles. We can observe
linear performance increase from single core up to 10 cores (one thread per physical core).
The algorithm is able to scale over to 20 cores, where it gains another almost 50% perfor-
mance against 10 cores. This margin fills the free cycles of vector units. By running the
algorithm on more than 20 threads we see obvious stagnation, but no significant decrease,
which indicates still a good memory management.
Power8 in little endian mode Evaluation of the code on a little endian machine brought
several surprises. Application does not look like scaling over the number of physical cores.
This is probably caused by already pointed out bytes swap after each load and by already
busy vector units (handling the expensive division).
Intel evaluation
The same code enhanced with compiler hints and built using Intel compiler is able to
get the run time of previously defined task under 1 second (Sandy Bridge), giving around
26 GFLOPS using AVX unit.
Straight-forward parallelization shows almost linear speedup as shown in the figure 5.2.
The single thread starts on a bit lower baseline than the single thread version, but single
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socket (with 8 threads) performs similar to Power8 and 16 threads reach to the 130 GFLOPS
border.
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Figure 5.2: N-body: Comparison of run time and recalculated GFLOPS for all tested
processors. The IBM Power8 processor is running only on single socket and performs at
60 GFLOPS at the most (24 seconds). There is highlighted comparable performance of
single socket Sandy Bridge-EP processor providing around 70 GFLOPS, but taking over
30 seconds for the same task. The Haswell-EP can make over 500 GFLOPS and finish the
same task in 4 seconds on two sockets and 8 seconds on single socket.
The same code on Haswell-EP architecture is more than two times faster, reaching over
500 GFLOPS per two sockets. This is around 50% of theoretical performance and really
solid result. Recalculation to GFLOPS is informative, but the same work made by single
socket of Power8 in this case can be done by 4 cores of Intel Haswell-EP.
5.2 Steady state heat distribution
During the previous tests we can observe that the raw computational power on more
complex algorithms is not the most effective, but memory and cache provide significant
performance. Therefore the next evaluated algorithm is iterative algorithm approximation
of heat distribution on the 2D grid. The basic idea is demonstrated in Algorithm 5.
This algorithm is less complex than the N-body problem but shows some opportunity
to vectorization. In this example I will work with double precision floating point numbers
so the theoretical vectorized speedup is 2 per vector unit and 4 per core (in ST mode).
Power8 evaluation
Power8 vectorization Grid 256× 256 takes around 40,000 iterations to minify the sum
of differences below 0.1. Without optimizations (-O0) it took one core over 50 seconds to
compute this steady state. Compiler optimizations (-O3) fits this time under 10 seconds
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Algorithm 5 SSHD: Native algorithm
1: repeat
2: sum_diff ← 0.0
3: for i ← 1; i < N− 1; i++ do
4: for j ← 1; j < N− 1; j++ do
5: u_temp[i][j] ← (u_w[i-1][j] + u_w[i+1][j] + u_w[i][j-1] + u_w[i][j+1]) / 4
6: sum_diff += fabs(u_temp[i][j] - u_w[i][j])
7: end for
8: end for
9: std::swap(u_work, u_temp)
10: IterationCount++
11: until sum_diff > ACCURACY
and further hand-vectorization of inner loop gives us time around 5 seconds. This makes
up to 3.3 GFLOPS (double precision) on single thread.
Basic vectorization of the problem using AltiVec functions is pretty effective. We can
simply work on vectors instead of single numbers, but the speedup is not too significant,
because of unaligned accesses to the vectors in the memory. Another drawback is again the
final reduction of the difference in every iteration.
Power8 parallelization Basic technique used in parallelization of such algorithm is slic-
ing the grid to smaller tiles, where every thread counts distribution in its part of grid and
they share the border lines. Implementation on multi-node cluster needs explicit data shar-
ing (for example using MPI), but on our SMP, we don’t have to worry about this, because
all the threads share the same L3 cache, which will implicitly share data among the threads.
My implementation using OpenMP divided the grid to slices only by horizontal axis,
therefore every thread counts continuous block of rows (static scheduling to avoid data
migration among iterations). The advantage of this approach is that the algorithm is quite
simple and we can employ almost any number of threads. Also the shared data are always
whole cache lines.
The disadvantage is that there is a bit more shared data between the threads when we
use higher number of threads. Simple test case with grid 512 × 512 takes around 155 sec-
onds on single core (not vectorized) and around 10 seconds using 10 threads on 10 cores.
Recalculated performance of whole this run is around 28 GFLOPS (double precision).
Results of more comprehensive test are visible in the Figure 5.3. The best result achieved
are over 40 GFLOPS (double precision) for 40 threads on single socket and for matrix of
size 2, 048 × 2, 048 (64 MB of data still fits into large L3 cache). For smaller matrices,
we can observe decreasing performance with adding more threads, because of problematic
data sharing among the threads (the performance of smallest matrix drops from almost
20 GFLOPS for 10 threads to 5 GFLOPS for 80 threads).
The largest matrices are bigger than L3 caches (4, 096 × 4, 096 requires 256 MB of
data), but the performance is staying around 20 GFLOPS after reaching that peak with
10 threads.
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Figure 5.3: Steady state heat distribution: Performance for different matrix sizes on the
Power8 processor (1 socket). The number in brackets denotes the size of the matrix. Peak
performance is around 35 GFLOPS for matrix 1, 024× 1, 024.
Intel evaluation
In this case, Intel compiler fails to auto-vectorize the algorithm in effective way, regard-
less hints or anything I tried to help it. It does not like the unaligned access to vectors and
we do have to use unaligned access for at least half of the reads. AVX has also longer vectors
which lead to bigger overlaps and inefficiency of whole vectorized algorithm. Initial attempt
is using 6 masked indexed loads and 1 masked indexed store for every computed vector of
4 double values. The data should be reused in consecutive iterations, but vectorized version
is slower than the original without hints.
Figure 5.4 shows results from testing on Salomon and Anselm clusters. We can observe
steady scaling with increasing amount of threads, except for the largest arrays. Anselm
struggles with 2, 048× 2, 048 and larger matrices, where is no significant improvement over
4 threads. The problem requires 64 MB of data for every iteration, which falls off the L3
cache on two sockets of Sandy Bridge architecture (40 MB altogether).
Haswell is able to scale matrices of this size up to the 8 threads, before the performance
stalls on 17 GFLOPS. The best result, over 50 GFLOPS, is achieved using all 24 threads
on the matrix 1, 024×1, 024, which is still in L3 cache (60 MB) and there is already enough
data to keep all cores busy. Sandy bridge is able to reach up to 33 GFLOPS for this matrix
size.
5.3 Architectures comparison
In the above discussed algorithms, Intel compiler demonstrated a good job in optimizing
algorithm without explicit vectorization to provide very good results. On the other hand,
Power8 with its Advance Toolchain, required hand-vectorization and the results were not so
good as expected in N-body (more complex computation, single precision), or comparable
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Figure 5.4: Steady state heat distribution: Comparison of Intel Sandy Bridge-EP and
Haswell-EP architectures (2 sockets each). The number in brackets denotes the size of the
matrix. The peak performance is 56 GFLOPS for Haswell-EP and 33 GFLOPS for Sandy
Bridge, both for matrix 1, 024× 1, 024.
for Steady state heat distribution (simple computation, double precision).
The effect of memory size is also visible, especially in the second example, where larger
matrices stall on the size of the last level of cache, where Power8 has an advantage of bigger
caches.
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Table 5.1: Architecture comparison
IBM Power 8 Intel Xeon
S812L S822L E5-2680 v3 E5-2665
(power1) (power3) (Salomon) (Anselm)
Matrix and Vector multiplication: Single thread performance (Page 22)
Matrix 1,024 × 1,024, 10,000 repetitions
Time [s] 1.24 1.24 1.42 1.77
BLAS time [s] 1.08 1.32 1.29 1.79
Performance [GFLOPS] 16.1 16.1 16.7 13.8
BLAS performance [GFLOPS] 18.0 14.8 18.5 13.5
Copy: Memory bandwidth for single thread (Page 26)
L1 cache → Registers [GB/s] 40.9
L2 cache → L1 cache [GB/s] 36.0
L3 cache → L1 cache [GB/s] 29.7
L4 cache → L1 cache [MB/s] 115.1
Memory → L1 cache [MB/s] 61.0
Memory → L3 cache [GB/s] 13.6
STREAM: Sustainable bandwidth between memory and processor cores (Page 28)
Copy [GB/s] 63.3 129.1 104.2 33.9
Scale [GB/s] 60.2 119.1 104.9 38.7
Add [GB/s] 70.4 138.9 112.1 41.5
Triad [GB/s] 71.2 144.9 112.4 41.7
N-body: Iterative simulation (Page 35)
Particles amount and iteration count in brackets.
Time (1,000 × 10,000) [s] - - 4.1 16.3
(1 socket) [s] 24.3 - 7.9 30.1
Time (1,000,000 ×1) [s] 273.5 - - 70.9
Steady state heat distribution: Iterative simulation (Page 38)
Time (256 × 256) [s] - 3.1 4.8
(1 socket) [s] 9.1 - 4.6 7.0
Time (512 × 512) [s] - 4.8 8.6
(1 socket) [s] 13.5 - 8.5 13.5
Time (1,024 × 1,024) [s] - 5.8 9.6
(1 socket) [s] 14.9 - 10.7 18.5
Time (2,048 × 2,048) [s] - 20.4 80.1
(1 socket) [s] 22.6 - 22.4 79.4
Time (4,096 × 4,096) [s] - 50.7 104.7
(1 socket) [s] 37.5 - 51.8 102.5
42
Chapter 6
Conclusion
The IBM Power8 processor demonstrated very good results in the memory bound tasks,
where I was able to achieve over 145 GB/s of sustainable bandwidth between main memory
and processor, with just half of the memory available. On the other hand, performance in
compute bound algorithms was comparable or worse than the current Intel architectures.
The measured performance is up to 16 GFLOPS per core for compute bound algorithm
Matrix and Vector multiplication, around 60 GFLOPS per socket for heavy compute bound
algorithm N-Body with more complex data dependencies and over 35 GFLOPS (double
precision) per socket in memory bound Steady state heat distribution algorithm.
The Power8 is a bi-endian processor, but there were still performance problems in
the little endian mode. We also need to note that the overall performance of algorithm
is also affected by the compiler ability to generate optimal instructions sequence. Even
though both processors support Out-of-order execution, a significant difference was observed
between GCC and Intel Compiler in both bandwidths as in the computation performance.
This confirms the aim of this processor for big data and processing of large problems,
that can not be offloaded to GPU for massive parallel computation.
This is evaluation of Power8 machine on the level of a thread, a core and a socket.
It would be interesting to evaluate whole compute system and the Power8 interconnect
described in the section 2.1 and scaling algorithms over 4 and more sockets. Also as already
advertised, when the next generation Power9 processor arrive, it would be interesting to
compare its performance with this Power8 machine and with the future Intel processors.
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Appendix A
CD Content
Root directory of the CD contains LATEX source files for this technical report and a PDF
version. Sub-folders contain source code for the evaluated algorithms, benchmark scripts,
measured results and source data for the graphs. You can find also most of the referenced
sources in the folder ref.
• code – Source codes for micro-tests and benchmarks
– counters – library of hardware counters, simple Copy benchmark
– dgemm – preparation for BLAS evaluation using ATLAS (not finished because of
broken ATLAS)
– matvec – Matrix and Vector multiplication with reversed rows and columns.
Various implementations
– matvec_simple – Matrix and Vector multiplication with naive algorithm. Vari-
ous implementations
– nbody/step1 – Various implementations of N-body simulation.
– sshd – Various implementations of Steady State Heat Distribution
– stream – STREAM benchmark with few modification and benchmark script
• data – Raw data from tests, recalculation in ODS format and graph data for QtiPlot
• Excel@FIT – paper published on student conference Excel@FIT 2016, Poster source
code
• fig – Graphics for master thesis template
• img – Pictures and graphs for technical report
• ref – Most of the referenced papers about POWER8 and Haswell-EP architectures
and their previous evaluations
• README.md – overview of the project and content of the CD
• projekt.tex, obsah.tex, prilohy.tex, pisma.text, literatura.bib – Source code
for this technical report
• Makefile – Targets for building technical report from LATEX sources
• projekt.pdf – This technical report in PDF
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